Yay! Himbaechel-gowin has taken the first step towards understanding high-speed clock I/O lines (HCLK)These are mostly implicit wires with a very funny distribution mechanism, it was interesting to figure it out.#fpga #gowin #apicula #sipeed
Sign in to follow profiles or hashtags, favourite, share and reply to posts. You can also interact from your account on a different server.
